Projects
Verilog USB 1.1
Worked on creating a module for the AHB satellite interface, integrating it with the TX/RX and FIFO Buffer modules.
View ProjectWorked on creating a module for the AHB satellite interface, integrating it with the TX/RX and FIFO Buffer modules.
View Project